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P71 ABSTRACT 
Electrodes of a high power, microwave field effect 
transistor are substantially matched to external input 
and output networks. The field effect transistor includes 
a metal ground plane layer, a dielectric layer on the 
ground plane layer, a gallium arsenide active region on 
the dielectric layer, and substantially coplanar spaced 
source, gate and drain electrodes having active seg- 
ments covering the active region. The active segment of 
the gate electrode is located between edges of the active 
segments of the source and drain electrodes. The gate 
and drain electrodes include inactive pads remote from 
the active segments thereof. The pads are connected 
directly to the input and output networks. The source 
electrode is connected to the ground plane layer. The 
space between the electrodes and the geometry of the 
electrodes establish parasitic shunt capacitances and 
series inductances that provide substantial matches be- 
tween the input network and the gate electrode and 
between the output network and the drain electrode. 
Many of the devices are connected in parallel and share 
a common active region, so that each pair of adjacent 
devices shares the same source electrodes and each pair 
of adjacent devices shares the same drain electrodes. 
The gate electrodes for the parallel devices are formed 
by a continuous stripe that extends between adjacent 
devices and is connected at different points to the com- 
mon gate pad. 
11 Claims, 5 Drawing Sheets 
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MICROWAVE FIELD E m C T  TRANSISTOR 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 U.S.C. 2457). 
This application is a continuation, of application Ser. 
No. 327,659, filed 12/4/81 now abandoned. 
TECHNICAL FIELD 
The present invention relates generally to transistors, 
and more particularly to high power, microwave field 
effect transistors. 
BACKGROUNDART 
It is highly desirable in numerous communications 
applications to achieve output power of the order of 
two to ten watts in the microwave frequency range of 
12 to 20 gigaHertz (GHz) from a gallium arsenide 
(GaAs) field effect transistor PET). It is believed that 
these performance requirements are beyond the present 
state of the art. One of the reasons why such high power 
has not been attained in the stated frequency range is the 
low impedance of GaAs FETs, in particular the rela- 
tively low shunt impedance of the GaAs active region. 
The input and output impedances of GaAs FETs are 
to be contrasted with the standard 50 ohm output and 
input impedances of the signal sources and loads which 
drive and are driven by the GaAs FETs. the impedance 
of the GaAs FET and the characteristic impedances of 
the input and output networks connected to the FET 
cause substantial mismatches. The mismatches are over- 
come by impedance matching networks that are con- 
nected between the input and output networks and a 
gate (input) electrode of the FET and one of a drain or 
source (output) electrode of the FET. The matching 
networks insert substantial losses and reduce the output 
power of the device. Impedance matching networks 
also frequently have dimensions such that terminals 
thereof are more than one wavelength away from an 
active region of the GaAs FET. Such a situation causes 
a substantial portion of the available microwave power 
from the source or amplified by the GaAs FET to be 
dissipated in a resistive component of the impedance 
matching networks. Because of these factors, the micro- 
wave output power and power gain of the GaAs FET 
are considerably reduced from the theoretical capabil- 
ity of the GaAs FET. 
It is, however, necessary for an impedance match to 
exist between the GaAs FET and the source and load to 
which it is connected. Otherwise, a standing wave pat- 
tern is developed that causes a substantial loss in micro- 
wave power. There are also substantial losses in micro- 
L 
THE INVENTION 
It is, accordingly, an object of the present invention 
to provide a new and improved high power, microwave 
Another object of the invention is to provide a new 
and improved, high power, microwave GaAs FET that 
is matched to sources and loads having standard impe- 
dance. 
A further object of the invention is to provide a new 
and improved high power, microwave GaAs FET that 
is designed so that the need for matching networks 
between the FET and a microwave source and micro- 
wave load is substantially obviated. 
A further object of the invention is to provide a new 
and improved microwave, high power GaAs FET that 
is designed so that it is substantially matched to a source 
and load, whereby the need for power dissipating impe- 
dance matching networks is substantially obviated. 
Still another object of the invention is to provide a 
new and improved high power, microwave FET that is 
connected directly to a source and a load, each having 
standard impedances, by way of internal matching net- 
works having dimensions less than one wavelength. 
In accordance with the present invention, a new and 
improved, high power, microwave GaAs FET mini- 
mizes losses in impedance matching networks and inac- 
tive zones (electrode segments that are not superim- 
posed on an active region of the transistor where tran- 
30 sistor action takes place) of the FET by limiting the 
5 FET. 
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wave power because of the finite resistance in transmis- 
sion lines connecting the GaAs FET device to the 
source and load. For microwave, high power GaAs 
FET's, the losses in input and output impedance match- 
ing networks connected between the microwave source 
and load and the active device can be so high as to 65 
render the apparent performance of the GaAs FET 
considerably lower than the intrinsic performance of 
the GaAs FET. 
total active area of each unit cell of the FET and by 
matching or partially matching the impedances of each 
unit cell to the source and load if a plurality of unit cells 
are combined in a single device having the usual exter- 
nal source, drain and gate electrodes. 
To minimize losses in the inactive zones of each de- 
vice, matching networks are physically located on the 
semiconductor chip immediately adjacent the GaAs 
active region of the high power, microwave GaAs FET 
and are actually part of the FET electrodes. By placing 
the matching networks within the device and immedi- 
ately adjacent the active region, the area and therefore 
losses of the inactive zone are minimized. 
In particular, the device includes a metal ground 
plane layer, a semi-insulating GaAs dielectric layer in a 
predetermined position with respect to the ground 
plane layer, and a gallium arsenide active region on the 
semi-insulating GaAs dielectric layer. Substantially 
co-planar spaced source, gate and drain electrodes have 
active segments covering and connected to the active 
region so that the active segment of the gate electrode is 
located between the active segments of the source and 
drain electrodes. Each of the electrodes includes an 
inactive segment that does not overlay the active re- 
gion. The impedance of the GaAs active region is sub- 
stantially less than the characteristic impedance of input 
and output networks that are respectively connected to 
the gate electrode and one of the source or drain elec- 
trodes. The inactive segment of the gate electrode in- 
cludes a pad remote from the portion thereof located 
between the edges of the source and drain electrodes. 
The gate pad maybe adapted to be connected directly to 
the signal source or may, alternatively, be connected to 
an input network, preferably without the use of a wire 
lead which is likely to result in resistive losses as well as 
mismatching due to the inductance thereof. The inac- 
tive segment of one of the other electrodes, Le., either 
the source or drain electrode (the drain electrode in the 
4,843,440 
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preferred embodiment), includes a pad remote from the 
gate electrode. The pad of the other electrode is 
adapted to be connected directly to the output network 
to supply a signal to the output network or alterna- 
tively, maybe connected to the load. The remaining 5 dance with one aspect opthe invention; 
electrode is grounded to the ground plane layer. 
The spacing between the electrodes and the geome- 
try of the electrodes establish parasitic shunt capaci- 
matches between the 
between the load and the active region. The lengths of 
the inactive segments of the gate and other electrode 
are less than a wavelength of the microwave frequency 
effect transistor. In a preferred embodiment, the lengths 
of these segments are approximately one-eighth of a 
wavelength, i.e., in the range of 40 degrees to 50 de- 
grees, of the frequency of the signal being amplified. By 
providing a substantid impedance match and by w- 20 
mizing the lengths of the inactive segments of the metal 
electrodes to less than one wavelength, high power gain 
and low losses are achieved. BEST MODE FOR CARRYING OUT THE 
To assist in achieving the desired output power, N INVENTION: 
active field effect devices are formed on the active 25 Reference is now made to FIG. 1 of the drawing 
layer, where N is an integer greater than one. Each of wherein there is illustrated a GaAs FET 11 including 
the active field effect devices h A ~ d e s  CO-Planar spaced grounded, source electrode 12, gate electrode 13, and 
source, drain and gate electrodes that cover a single drain electrode 14. Electrodes 12, 13 and 14 are thin 
active region. Each pair of adjacent devices shares the film, co-planar metalized areas that are deposited by any 
same source electrodes, and each pair of adjacent de- 30 suitable method on gallium arsenide FET 11. The por- 
vices share the same drain electrodes. The arrangement tions of electrodes 12, 13 and 14 which cover FET 11 
is such that: the gate electrode of device K is between active region 15 where transistor action takes place are 
the drain and source electrodes of device K, the drain referred to as the active segments of the electrodes, 
electrodes of devices K and (K-1) are shared, and the while the remaining portions of the electrodes are re- 
source electrodes of devices K and (Kf l )  are shared, 35 ferred to as inactive segments of the electrodes. 
where K equals 2...(N-1). A common gate pad for the N Source electrode 12 is formed as a square or rectangle 
gate electrodes are provided. A common pad is pro- that is connected by a suitable post (not shown) in FIG. 
vided for one of the source or drain electrodes of each 1) to a metal substrate (not dmwn in FIG. 1) below 
of the N devices; in the preferred configuration, the active region 15. The edge Of  source electrode 12 facing 
common pad is for the drain electrodes. The remaining 40 a stripe portion Of gate electrode 16 is Coextensive with 
electrodes of the N devices are connected to the ground the active region 15- Gate electrode 13 includes the 
plane; in the preferred embodiment, the remaining elec- elongated stripe Portion 16 having Parallel edges 17 and 
trodes are the source electrodes. The gate electrodes of 18 that are also Parallel to edges l9 and 2o Of 
the N devices are formed as a contin~ous stripe that 12 and 14, respectid'. Edges 17 and 18 of portion 16 
extends between adjacent Ones of the devices and is 45 are spaced from edges 19 and 20; Portion l6 has a length 
connected at different points to the Common gate pad equal to or slightly greater than the length Of edge l9 Of 
FET is tudinally aligned with portion 16. Electrode 13 d S 0  
BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a schematic, toPograPEcal view of a single 
cell of a high power, microwave GaAs FET in accor- 
FIG. 2 is a circuit diagram of the GaAs FET illus- 
trated in 
is a top view Of a GaAs FET a 
plurality of single FET units as illustrated in FIG. 1; 
FIG. 3u is an enlarged view of a portion of the struc- 
ture 'lustrated in 
is a top view Of a 3-ce11 GaAs FET$ wherein 
each cell includes 18 FET units of the type illustrated in 
FIG. 1; 
FIG. is a top view of a flip-cEp carrier for the 
FIG. 6 is a sectional view though the lines 
FIG. 7 is a side view taken though the lines 7-7 in 
1; 
and series inductances that provide 
and the active region 10 
3; 
Of the supplied to the 15 FIG. & is a circuit diagram of the device of FIG. 4; 
FET illustrated in FIG. 4; 
6 6 ,  FIG. 5; and 
each of FIGS. 4 and 6. 
electrode 12. Electrode 13 includes stub 22 that is longi- 
includes a relatively large area gate pad 23 that is con- 
50 nected to the end of stub 22 remote from elongated 
portion 16. A network for supplying a microwave sig- 
23, as described infra in the prefenred embodiment; 
or Ku band and may have a center frequency any- 
active segment, coextensive with active regon 15 of 
electrode 13, is elongated portion 16. Stub 22 and pad 23 
for the N gate electrodes. 
arranged in a flip-chip configuration. In the dlipchip 
configuration, gate, drain and source electrodes metal- 
thereon. The gate and one of the drain or source posts 
strips plated onto a pair of dielectric layers that cover a 55 
extends between the dielectric layers and is bonded to 
the remaining posts$ in the preferred embodiment the 
gold and the portion of the substrate that extends be- 60 FET 11 by a dielectric layer (not shown in FIG. 1). 
tween the dielectric strips is a gold plating on a copper Drain electrode 14 is shaped as a T having elongated 
island of the substrate. leg 24 and arm portion 25 that forms an inactive drain 
The above and still further objects, features and ad- pad. Leg 24 is divided into active and inactive segments 
vantages of the Present h~ent ion Will become apparent 26 and 27, such that the length of active segment 26 is 
upon consideration of the following detailed description 65 equal to the length of edge 19 of source electrode 12 and 
of several specsc embodiments thereof, especially of portion 16 of gate electrode 13. Inactive segment 27 
when taken in conjunction with the accompanying connects active segment 26 to pad 25. All of active 
drawings. segment 26 of electrode 14 is coextensive with GaAs 
According to a further feature, the 
ized On a gallium arsenide pellet have posts plated nd to be amplified is ohmically connected to gate pad 
are bonded to and Output metalized typically, the microwave signal has a frequency in the J, 
where from approximately 12 to 16 GHz. The only substrateo A portion of the copper substrate 
Post* In the preferred embodiment* the posts are of electrode 13 are spaced from a metal substrate for 
4,843,440 
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active region 15. Inactive segment 27 and drain pad 25 
are deposited on a semi-insulating GaAs dielectric layer As described in detail infra, it is possible to provide a 
. Drain pad 25 is ohmically connected to either an out- single gate pad in such a configuration by providing a 
put network or load which derive a power amplified single stripe for each gate portion 16 of the N channels 
replica of the microwave signal supplied to gate pad 23. 5 that form a composite cell. 
An electrical analysis of the structure of FIG. 1 is In the present invention, the size of gate pad 23, and 
made by reference to the schematic diagram of FIG. 2. hence the value of capacitance C, (capacitor 33) is 
The microwave signal applied to gate pad 23 is illus- designed as a part of a matching network for the micro- 
trated in FIG. 2 as being applied between signal input wave source connected to terminal 31. This is in con- 
terminal 31 and ground terminal 32. The capacitance 10 trast with the typical prior art wherein the gate pad 
(C,) of gate pad 23 to the grounded, metal substrate is capacitance C,(capacitor 33) is generally fmed because 
represented by capacitor 33, connected between termi- of the f=ed, relatively small area of the gate bonding 
nals 31 and 32. Metalized stub 22, between gate pad 23 pad; in the typical prior art configuration, the gate 
and portion 16 of electrode 13, has a substantial induc- bonding pad has an area of approximately 3 X 3 mils. In 
tance (Lgm) and a resistance Rg, respectively repre- 15 the present invention, the gate inactive segment geome- 
sented by inductance 34 and resistor 35 that are series try9 i.e.9 area and topograPhical configuration of gate 
connected between input terminal 31 and terminal 36. A Pad 23 and st& 22, and the spacing between edges 17 
capacitance (CgJ subsists between parallel edges 17 and and 19 are designed such that the gate Source CaPaci- 
19 of electrodes 13 and 12, respectively, and is repre- tanCe (capacitor 3% gate Pad capacitance (capacitor 
sented in FIG. 2 by capacitor 37, between terminals 36 20 33) and gate Pad inductance (inductor 34) obviate Or 
and 32. n e  portion of active region 15 between elon- reduce the need for an external matching network to be 
gated portion 16 of electrode 13 and a grounded metal connected to the input network containing the micro- 
substrate to which the active region is connected has a wave Source which is, in turn, connected to terminal 31. 
resistive impedance that is represented in FIG. 2 by spacing between edges 18 and 20, as well as the 
resistor 38, between terminals 36 and 32. 25 geometry of drain electrode 14, is such that inductor 
The output circuit of the device of FIG. f can be 1 4  as Well as capacitors 143 and 146 obviate or reduce 
represented by current generator 39, shunted by resistor the need for an external matching network between 
140, between grounded terminal 32 and terminal 142. 145 and 32 and the 
Resistor 140 is shunted by a capacitance (Cds) repre- 
sented by capacitor 143; capacitance Cds is established 30 the present invention provides a departure 
between 16 and 26 from the prior art situation wherein there is usually 
of electrodes 13 and 14, respectively. Drain electrode 14 Some inductance and introduced by bond 
has a substantial inductance &dm) that is represented by wire and a Package in series with the input and output 
a series inductor 1 4 ,  between terminals 142 and 145, admittances Of the G a s  FET* In the prior there- 
FIG, 2. mere is also a capacitance (cdP) 35 fore, a substantial portion of the microwave voltage is 
bemeen drain electrode 14 and fie grounded metal dissipated across the series inductance and resistance of 
substrate, as represented by capacitor 146, between the bonding wire and the package* This drop 
terminals 145 and 32. across the parasitic impedance established by the bond- 
~n a typical high power device, N units of the type ing wire and package is especially severe for high fre- 
described in connection with FIGS. 1 and 2 are pro- 40 quency (about 16 G&) and high Power (above 2 watts) 
vided, where N is an integer greater than 1; in a pre- GaAs FET's. 
ferred N is an integer greater than 1; in a As described in detail infra, N of the channels illus- 
preferred embodiment N is equal to 18. The R F  voltage trated in FIG- 1 are connected to a single gate pad 23 
edges 17 and 19 of each of the N cells modulates each of 45 no need for any bond wire and so that the length Of the 
a single continuous stripe, matching is achieved to the N 
low power FET channels before power combination. 
load. 
edges 18 and 20 of 
applied by gate pad 23 across active region 15 between 
the active GaAs channels to control the current derived 
from each ofthe cells, as represented by current genera- 
and to a sing1e drain pad 25 in such a that there is 
inactive segments is minimized. By connecting portion 
l6 of the several channels in series with each other, by 
tor 39. Thereby, ampfificlation of the 
gate pad 23 is provided. 
applied to 
The input admittance of a single one of the cells or 50 This approach has three major advantages: 
channels illustrated in FIG. 1, excluding the gate pad (a) losses due to Parasitic impedance are virtually 
capacitance C, can be expressed as: eliminated because there are virtually no unwanted 
parasitic impedances; 
(b) the band width of the GaAs FET is greatly im- 
55 proved because impedance matching exists at the termi- 
nal of the active channel, such that there is only a rela- 
tively short electric length (less than one wavelength) 
of the inactive segments between the active region and 
the input and output networks connected to the pads; 
(c) loss in the matching networks formed by the elec- 
trodes is minimized because the individual low power 
unit cells, which have relatively high impedances, are 
matched, prior to being connected together. 
Reference is now made to FIG. 3 of the drawing, a 
top view of an 18 cell GaAs FET mounted on an inter- 
nally matched carrier. The specific structure illustrated 
in FIG. 3 is designed to derive a 3.5 watt output signal 
1 Y1 = 
where: Rgp Lgm, Cgs are defined supra, &=the resis- 
tance of the channei, as represented by resistor 38, and 60 and 
o=angular frequency of the microwave signal applied 
to pad 23. 
For a composite FET with N channels, of the type 
illustrated in FIG. 1, connected in parallel so that each 
of the N channels shares a single gate pad, the input 65 
admittance is: 
Yi, ==juCgp+NY1 
7 
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in the microwave J band. Dimensions for the electrodes provide the necessary capacitive coupling between the 
for such an output are indicated infra. To achieve the source and gate pads. 
3.5 watt output, three of the devices illustrated in FIG. In an actually constructed device, as illustrated in 
3 are combined in side by side relationship, similar to FIG. 3, the structure on which the electrode structure is 
that described infra in connection with FIG. 4. 5 mounted is 707 micrometers in length and 400 microme- 
The structure of FIG. 3 includes an active gallium ters in width. Each of the interdigitated fingers 43 and 
arsenide rectangular slab 41 that is superimposed on 44 has a length of 150 micrometers. There is a spacing of 
eighteen different field effect channels to define the 50 micrometers across each finger 43, between opposite, 
active regions of eighteen parallel field effect devices. parallel edges of strips 42, and a distance of 23 microme- 
The eighteen different channels 42 are illustrated in 10 ters between opposite, remote edges of stripe 42 across 
FIG. 3 as spaced regions between the active segments interdigitated fingers 44. With such dimensions, the 
of the source and drain electrodes. The same electrodes distance between the inactive segments connected to 
of the 18 devices are formed as nine metal fmgers 43 gate posts 52 and the active segments above slab 41 is 40 
that are interdigitated with ten metal fingers 44 that degrees at a wavelength of 14 GHz, to establish a char- 
form the drain electrodes for the 18 devices; channels 42 15 acteristic impedance of 16 ohms. The distance between 
are located between and spaced from the interdigitated the network connected to drain post 48 and the inter- 
fingers. In actuality each of channels 42 is configured in digitated fingers 44 is 50 degrees at 14 GHz, to establish 
the same manner as the channel of FIG. 1, Le., each of a characteristic impedance of 20 ohms. While 16 and 20 
channels 42 includes an elongated portion, similar to ohm impedances do not provide exact matching be- 
elongated portion 16 of gate electrode 13. The elon- 20 tween 50 ohm sources and loads to the GaAs FET, the 
gated portion in each of channels 42 includes a pair of mismatch is considerably less than the match which 
parallel edges spaced from parallel edges of fmgers 43 typically exists in the prior art, wherein the input and 
and 44 which are adjacent to it. Thus, each of the 18 output impedances of the GaAs FET are on the order 
FET cells illustrated in FIG. 3 is arranged so that it of two to three ohms. 
shares a portion of its source with a first adjacent cell. 25 The power gain of the device illustrated in FIG. 3 
Each of the 18 FET cells also shares a portion of its and the stated dimensional parameters extended from 
drain with a second adjacent cell. Thus, if N (where N 8.6 dB at a frequency of 16 GHz to a gain of 12.3 dB, at 
is an integer greater than 1) cells are provided, the a frequency of 12.5 GHz. 
drains of cells K and K- 1 are shared and the sources of The interdigitated fingers 43 are connected to a 
cells K and K + l  are shared. The drain electrode is thus 30 grounded, highly conductive, metal substrate, prefera- 
formed as N+2/2 elongated fingers 44 that are interdig- bly copper, by gold posts 53. One of posts 53 is pro- 
itated with N/2 elongated fingers 43 that form the vided for each of the interdigitated fingers 43. Post 53 is 
source electrode. preferably deposited by thin film or other techniques on 
Interdigitated drain fingers 44 are integral with and the substrate and bonded to the pads by utilizing known 
have a common connection to elongated metal strip 46 35 techniques. 
that extends completely along the length of the compos- Reference is now made to FIG. 4 of the drawing 
ite 18 cell FET. Strip 46 includes two spaced trapezoi- wherein three composite units 61, 62 and 63, each simi- 
dal tabs 47 equispaced from the ends of the composite lar to the unit illustrated in FIG. 3, are illustrated in side 
FET and from the center of the composite FETF. Plated by side relationship. The device of FIG. 4 is constructed 
on tabs 47 are metal drain posts 48, each having a trape- 40 for a 3.5 watt output in the Ku-band. Each of units 61, 
zoidal shape, and preferably formed of a highly electri- 62 and 63 includes 18 GaAs FET channels, intercon- 
cally conductive, inert material, such as gold. Drain nected together in a manner similar to the composite 
posts 48 connect tabs 47 to the load via a conductive unit illustrated in FIG. 3. Each of units 61-63, however, 
output network connected directly to the posts. differs from the unit illustrated in FIG. 3 because the 
Extending along the side of the composite FET oppo- 45 units in FIG. 4 do not include drain and gate tabs 47 and 
site from strip 46 is an elongated metalized gate strip 49 51. h all other respects, including dimensions and ge- 
that is an integral part of the continuous gate strips that ometry of the interdigitated fingers and the continuous 
extends between fingers 43 and 44, thus the gate stripe metallic stripe of the gate electrode for each of cells 
is connected to stripe 49 at the root of each fingers 43. 61-63, the cells of FIGS. 3 and 4 are the same. 
The metalized gate pad includes three rectangular tabs 50 FIG. 4a, a circuit diagram of the structure illustrated 
51, two of which are at opposite ends of the strip; the in FIG. 4, includes three parallel banks 101,102 and 103 
remaining rectangular tab is in the center of the strip. of a like number (18 in the illustrated embodiment) of 
Extending from each of tabs 51 is a highly conductive, parallel microwave FEiTs, respectively representing the 
chemically inert metal post 52, preferably formed of devices on composite units 61,62 and 63. Each of banks 
gold. Posts 52 are connected to the input network 55 101, 102 and 103 includes multiple, parallel gate elec- 
which supplies the signal to be amplifier to the compos- trodes 104 responsive to microwave source 105, multi- 
ite FET. An integral part of the gate electrode includes ple grounded source electrodes 106 and multiple drain 
a continuous stripe, such as gate portion 16 (FIG. 1) that electrodes 107 connected in parallel to microwave load 
extends throughout the length of stripe 42. The metal 108, in turn connected to a positive D.C. power supply 
strip that extends in stripe 42 and which is a part of the 60 terminal 109. 
gate pad thereby has a continuous current pad parallel The gate and drain electrodes in each of units 61-63 
to and not contacting the lengths of the interdigitated respectively include elongated strips 65 and 66 on oppo- 
source and drain fingers 43 and 44, as well as between site sides of a pellet forming the composite, 18 channel 
and not contacting the interdigitated fingers, parallel to unit. As illustrated in FIGS. 4 and 7, the drain includes 
the roots or tips thereof. Thus, there is a continuous 65 an elongated tab 67 that extends from strip 66 that is 
metal gate portion 50, FIG. 3a, completely surrounding connected to the interdigitated fingers. Tab 67 carries a 
each of source fingers 43. The metal portion of the gate, single elongated, highly conductive, chemically inert 
of course, is spaced from the fingers of the source pad to drain post 68, while elongated, highly conductive, 
9 
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chemically inert gate post 69 is carried by strip 65. 
Source posts extend from the source fingers in each of 
units 61-63 in the same manner described in connection 
with FIG. 3. Gate and drain strips 65 and 66 have 
lengths of 650 micrometers and 600 micrometers, re- 5 
spectively. 
The co-planar gate, source and drain electrodes of 
cells 61-63 are plated on a common GaAs pellet 80 
(FIGS. 5 ,6  and 7)that extends from edge 71 of unit 61 
to edge 72 of unit 63, across the interdigitated source 10 
and drain fingers of units 61-63. As illustrated in FIGS. 
5, 6 and 7,pellet 80 is mounted in a flip-chip configura- 
tion, whereby the pellet face remote from the source, 
drain and gate electrodes is remote from metallic, pref- 
erably copper, substrate 74. Plated onto the upper face 15 
of substrate 74 are spaced dielectric films 75 and 76, 
between which extends upwardly extending island 77 of 
copper substrate 74. The upper edge of island 77 is gold 
plated (not shown) and bonded to source posts 53, in 
turn coated on fmgers 43. FIG. 7 also clearly shows the 20 
positioning of gate 50 between source and drain fmgers 
43 and 44. 
Dielectric strip 45 carries metallic pattern 81 with 
un-metalized areas 78. The metallic pattern 81 is de- 
signed as a distributed microwave circuit or transmis- 
sion line to further match the impedance of the FET 
chip to the microwave source and the load impedance 
of 50 ohms. The microwave signal to be amplified is 
applied to pattern 81. Coated on dielectric layer 76 is 
metalization pattern 82 leaving an un-metlized area 79. 
Pattern 82 supplies the amplified signal to a load. The 
gate posts 69 and the drain posts 68 (FIG. 4) are con- 
nected to metal patterns 81 and 82, respectively, by a 
proper scheme such as a thermal compression bond. 
The longitudinal axes of the patterns 81 and 82 are 
aligned and spaced one third from the edges of the 
gallium arsenide pellet on which the electrodes illus- 
trated in FIG. 4 are mounted. Tabs within pattern 81 
have a width enabling each of them to be bridged to and 
be connected to post 69 of an adjacent pair of cells 61 
and 62 or of post 69 of cells 62 and 63. Similarly, tabs 82 
have a width enabling them to be bridged to and con- 
nected to post 68 of a pair of adjacent cells 61 and 62 or 
of post 68 of a pair of adjacent cells 62 and 63. Thereby, 
an ohmic connection is established for the microwave 
source connected to pattern 81 and to gate strip 65 of 
units 61-63 by way of gate post 69 of the three units, and 
ohmic connections are established between drain pads 
66 of units 61-63 to the load connected to pattern 82 by 
way of drain post 68 of the three units. 
The three cell pellet illustrated in FIG. 4 and 
mounted on substrate 74 has a length of approximately 
2.54 millimeters and a width of 0.6 d i e t e r s .  Each of 
units 61-63 is dimensioned so that at 16 GHz, there is a 
distance of approximately 40 degrees between the gate 
post and the active region, and a distance of approxi- 
mately 50 degrees between the interdigitated fingers 
and drain post 68. The flip-chip configuration of FIGS. 
5 and 6 enables units 61-63 to be connected in barallel 
25 
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with the microwave source and the load. Because indi- 60 
vidual cells 61-63 are impedance matched before being 
combined in a three cell pellet, the impedance of the 3.5 
watt GaAs FET device remains reasonably high and 
can be matched to 50 ohm sources and loads without 
excessive loss. 65 
While there have been described and illustrated sev- 
eral specific embodiments of the invention, it will be 
10 
,440 
clear that variations in the details of the embodiment 
specifically illustrated and described may be made with- 
out departing from the true spirit and scope of the in- 
vention as defined in the appended claims. 
I claim: 
1. A microwave field effect transistor formed in a 
active and inactive semiconductor regions, 
planar source, gate and drain electrodes an said chip 
with predetermined geometry and spacing therebe- 
tween, each having active and inactive segments 
respectively connected to said active and inactive 
regions, 
impedance matching means including said predeter- 
mined geometry and spacing of said inactive seg- 
ments of at least one of the electrodes for establish- 
ing predetermined parasitic shunt capacitances and 
series inductances to provide substantial impedance 
matching on said chip to a signal source and/or a 
load driving and driven by said transistor, respec- 
tively. 
2. The microwave field effect transistor of claim 1 
wherein said impedance matching means includes a 
conductive pad as a portion of the inactive segment of 
the gate electrode, said pad being spaced from the ac- 
tive segment of the gate electrode. 
3. The microwave field effect transistor of claim 1 
wherein said impedance matching means includes a 
conductive pad as a portion of the inactive segment of 
either the source or drain electrode, said pad being 
spaced from said active segments of the source and 
drain electrodes. 
4. The microwave field effect transistor of claim 1 
wherein said impedance matching means includes the 
active segment of the gate electrode, a portion of the 
active segment being long and narrow with respect to 
the inactive segment of the gate electrode. 
5. The microwave field effect transistor of claim 1 
wherein said inactive semiconductor regions are com- 
prised of intrinsic GaAs. 
6. The microwave field effect transistor of claim 1 
wherein said transistor is rigidly connectable, in a flip- 
chip configuration, to a dielectric pellet with a metallic 
electrode pattern thereof, said pellet and electrode pat- 
tern forming a transmission line for providing further 
impedance matching to a signal source and a load for 
said transistor. 
7. The microwave field effect transistor of claim 11 
wherein said transistor is comprised of a plurality of 
field effect transistor cells. 
8. The microwave field effect transistor of claim 7 
wherein said source, gate and drain electrodes are each 
comprised of a series of interdigitated fingers connected 
to said cells. 
9. The microwave field effect transistor of claim 8 
wherein at least one of said source, gate and drain elec- 
trodes includes at least one conductive pad, said at least 
one pad being less in number than the interdigitated 
fingers of said electrode. 
10. The microwave field effect transistor of claim 1 
wherein said impedance matching means provides an 
impedance with an order of magnitude of 20 ohms. 
11. The microwave field effect transistor of claim 1 
wherein said inactive segments of said electrodes are 
less than a wavelength of the frequency of a signal 
source to which the transistor is connectable. 
semiconductor chip comprising: 
* * * * *  
